

| | | | |
|-----------------------------------|---------------------------------------|--|-------------|
| Notice of References Cited | Application/Control No. 10/601,042 | Applicant(s)/Patent Under Reexamination CASEY ET AL. | |
| | Examiner Eric B. Chen | Art Unit 1765 | Page 1 of 1 |

U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|--|-----------------|----------------------|----------------|
| | A | US-2004/0257194 | 12-2004 | Casey et al. | 338/314 |
| | B | US-4,808,274 | 02-1989 | Nguyen, Pascaline H. | 361/748 |
| | C | US-4,303,480 | 12-1981 | Wood et al. | 361/748 |
| | D | US-4,806,941 | 02-1989 | Knochel et al. | 343/700MS |
| | E | US-2001/0012692 | 08-2001 | MILLER et al. | 438/669 |
| | F | US-2004/0258841 | 12-2004 | Casey et al. | 427/372.2 |
| | G | US- | | | |
| | H | US- | | | |
| | I | US- | | | |
| | J | US- | | | |
| | K | US- | | | |
| | L | US- | | | |
| | M | US- | | | |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|--|-----------------|---------|------|----------------|
| | N | | | | | |
| | O | | | | | |
| | P | | | | | |
| | Q | | | | | |
| | R | | | | | |
| | S | | | | | |
| | T | | | | | |

NON-PATENT DOCUMENTS

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|---|---|
| | U | Wolf et al., Silicon Processing for the VLSI Era, 1986, Lattice Press, Vol. 1, pp. 531-35 |
| | V | |
| | W | |
| | X | |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.